Linear low voltage nano-scale CMOS transconductor
نویسندگان
چکیده
منابع مشابه
Linear low voltage nano-scale CMOS transconductor
This paper presents a high linearity MOSFETonly transconductor based on differential structures. While a precise BSIM4 transistor model is introduced through analysis, the linearity can be improved by mobility compensation techniques as the device size is scaled down in the nano-scale CMOS technology. When the compensation utilizes transistors in subthreshold region, rather than the transistors...
متن کاملLow-voltage Highly-linear Transconductor Design in Subthreshold Cmos
We present four circuits implemented in subthreshold CMOS which greatly increase the linear range over the basic di erential pair. These circuits are appropriate for low voltage applications since there is no stacking of saturated transistors. The rst circuit topology employs multiple asymmetric di erential pairs. The second is a symmetric \bump" transconductor. The remaining two use source deg...
متن کاملA low-voltage low-power CMOS fully differential linear transconductor with mobility reduction compensation
A highly linear fully differential CMOS transconductor architecture based on flipped voltage follower (FVF) is proposed. The linearity of the proposed architecture is improved by mobility reduction compensation technique. The simulated total harmonic distortion (THD) of the proposed transconductor with 0.4Vpp differential input is improved from 42 dB to 55 dB while operating from 1.0 V supply. ...
متن کاملLow-Power Adder Design for Nano-Scale CMOS
A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.
متن کاملLow Power in Nano-scale Cmos Memory
Future technologies required nano-scale CMOS memory to be operating in low power consumption. The minimum operating voltage of the nano-scale CMOS played as a main factor to reduce the power consumption. Consequently, there are some limitations and obstacles to achieve the objective for several design, material and novel structural solutions, which are promising and reliable. In this research, ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Analog Integrated Circuits and Signal Processing
سال: 2010
ISSN: 0925-1030,1573-1979
DOI: 10.1007/s10470-010-9520-6